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, which is comparable to that of the AlGaN/GaN heterostructure. The carrier density is constant in the temperature range from 150 K to 400 K [4] because of the low carrier activation energy of less than 50 meV. 2) The carriers are confined in a thin subsurface region of less than 10 nm thickness [5] .
3) The H-terminated surface exhibits a low density of surface states (less than 10 11 /cm 2 ) [6] , which might be due to the termination of surface dangling bonds by the hydrogen atoms. Consequently, FETs utilizing H-terminated surface channel shows higher characteristics [7, 8] than impurity doped diamond devices.
In order to improve the performance of FETs not only the reduction of the gate length but the reduction of parasitic resistances, especially source resistance, is important. We have developed a self-aligned gate fabrication process which can reduce the source-gate and gate-drain spacings to less than 0.3 µm. Reduction of these spacings is the effective technique to reduce the parasitic resistances at present. Utilizing the self-aligned gate fabrication process, high performance metal-semiconductor (MES) FETs and metal-insulator-semiconductor (MIS) FETs have been fabricated on the H-terminated diamond surface channel. The RF operation of diamond FETs has also been also realized by utilizing this fabrication process.
Experimental
RF diamond FETs were fabricated on homoepitaxial diamond films. The diamond homoepitaxial films were deposited on high-pressure high-temperature synthetic Ib (001) substrates by the PACVD. The source gas was methane diluted by hydrogen (CH 4 /(H 2 + CH 4 ) = 0.1-3 %). The deposition time was 10-3 hrs. The sheet resistance of this substrate was 10-30 kΩ/sq.
The gate length of FETs fabricated by the self-aligned gate process is 0.2-5 µm with the source-gate and gate-drain distance of 0.2-0.3 µm.
Results and Discussions
The on-wafer RF characteristics of diamond MISFETs have been measured. Figure 1 shows the typical RF gains of diamond MISFETs. The gate length of the MISFET is 0.2 µm. The cut-off frequency and the maximum frequency of oscillation of the diamond MISFET are 22 and 25 GHz, respectively. More than 15 dB of power gain (MSG) is obtained at 2 GHz operation frequency. These values are comparable to the maximum values of SiC MESFETs. Figure 2 shows the cut-off frequency as a function of reciprocal gate length for diamond MES (NTT&Ulm Univ. [9] ) and MISFETs, GaN HEMTs, and SiC MESFETs. In particular, when the gate length is longer than 0.7 µm, the cut-off frequency improves further than that predicted on the basis of the inverse gate length law because of the comparatively low mobility of H-terminated surface channel. Accordingly, the transconductance increases with the reduction of the gate length even at the submicron gate length. On the other hand, RF characteristics of diamond FETs with deep sub-micron gate length deviate from the characteristics improvement trend with the carrier velocity of 5x10 6 cm/s. One of the reasons of the degradation from the trend is the parasitic resistance and capacitances. As mentioned above with the DC characteristics, effects of source resistance can not be negligible in deep sub-micron devices despite narrow source-gate spacing of 0.2-0.3 µm. The parasitic coupling capacitances between source/gate and gate/drain electrodes are also considerable in this device. From our estimation using 3D electromagnetic simulation, the coupling capacitance between gate and drain electrodes becomes more than 15 % of gate-drain capacitance C GD .
As shown in fig. 1 , the maximum frequency of oscillation is low compared with cut-off frequency due to the low power gain (MAG) in high frequency. The typical f max /f T ratio of 0.2 µm diamond MISFETs is 1.1-1.5. This f max /f T ratio decreases along with the reduction of the gate length. As mentioned above this low power gain is due to the parasitics, especially source, gate and drain resistances, gate-drain and source-drain capacitances. In order to improve the f max and realize the high power with stable operation in diamond FETs, development of new device fabrication technology is required. Required device technology is summarized in fig. 3 . Reduction of the gate resistivity is realized by adopting the T-shaped gate structure. By utilizing T-shaped gate structure, gate resistance is highly decreased from 100 [10] to 20 Ω in 0.2 µm MISFET. Consequently, the f max /f T ratio has been improved from 1.1 to 2. Low ohmic resistance (source and drain resistance) is realized by utilizing graphite or carbide layer, those are obtained by Ni ion irradiation. Partially channel oxidization technique can control the threshold voltages and normally-off diamond MISFET will be realized. When we adopt the p -drift layer in drain region, more than 200 V of breakdown voltage will be realized. Accordingly more than 10 W/mm of saturation power is expected in this new device structure. 
